layiq

/la·yiq/adjective

worthy; deserving; fitting; suitable.

A role, opportunity, or path that merits attention, time, and pursuit.

Senior SoC Physical Layout & Full-Chip Integration Engineer at Intel | LAYIQ

Lead full-chip floorplanning, physical integration, and tapeout activities for advanced-node silicon development vehicles.
Develop and enhance custom layout methodologies and physical design flows.
Drive physical verification closure, including DRC, LVS, DFM, density, and antenna rule compliance.
Collaborate with Technology Development, PDK, and EDA teams to implement scalable and manufacturable design solutions.
Analyze advanced-node design rules and contribute to design enablement for emerging process technologies, including FinFET and Gate-All-Around (GAA) architectures.
Develop automation solutions using Tcl, Python, SKILL, or similar scripting languages to improve design productivity and quality.
Coordinate cross-functional activities to ensure tape-in readiness, database integrity, and successful project execution.
Successful Candidates Will Demonstrate
Strong ownership and accountability for delivering high-quality technical results.
Ability to make sound technical decisions with limited information and effectively communicate technical tradeoffs.
Excellent project planning, prioritization, and execution skills.
Strong collaboration and influence across multiple engineering disciplines and organizations.
Effective verbal and written communication skills with both technical and non-technical stakeholders.
Curiosity and enthusiasm for learning emerging semiconductor technologies and methodologies.
Ability to navigate ambiguity and solve complex technical challenges in fast-paced development environments.
Continuous improvement mindset focused on automation, scalability, quality, and engineering efficiency.
Why Join Intel Foundry?
At Intel Foundry, you'll have the opportunity to influence the future of semiconductor technology by helping develop the methodologies and silicon platforms that enable next-generation manufacturing processes.
In this role, you will: Work on some of the industry's most advanced semiconductor technologies and process nodes.
Collaborate with world-class experts across design, process technology, manufacturing, yield engineering, and EDA development.
Drive highly visible projects that directly impact technology readiness and future product development.
Gain exposure across the full silicon lifecycle, from concept and methodology development through tape-in and silicon validation.
Expand your technical leadership while solving challenging engineering problems at global scale.
Benefit from Intel's commitment to innovation, career development, and comprehensive employee benefits. See Intel Benefits for more details.

Senior SoC Physical Layout & Full-Chip Integration Engineer

Employer job description

Job Details:

Job Description:

About the Role

What You'll Do

Responsibilities include, but are not limited to:

Qualifications:

Minimum Qualifications and Experience:

Preferred Qualifications and Experience:

Benefits

About this listing