layiq
worthy; deserving; fitting; suitable.
A role, opportunity, or path that merits attention, time, and pursuit.
Loading LAYIQ…Job opportunity
12100 Samsung Blvd, Austin, TX, USA
Source: Samsung Electronics careers · View original posting
From Samsung Electronics's posting. “We” and “our” refer to the employer.
Samsung is a world leader in advanced semiconductor technology, founded on the belief that the pursuit of excellence creates a better world. At Samsung Austin Semiconductor, we are Innovating Today to Power the Devices of Tomorrow.
Come innovate with us!
Position Summary
The Design for Manufacturability (DFM) team is focused on incoming technology transfer, product optimization, new product introductions, yield improvement, process margin improvement and performance enhancement. As part of the Advanced Node Technology Development team, you will provide Design Verification for products in a high-volume production environment as well as optimization of newer products introduced exclusively at Samsung Austin Semiconductor.
Role and Responsibilities
DFM engineer will collaborate with both internal teams and customer’s design teams to develop new offerings of devices, pcell and standard cell libraries.
Leads projects related to design risk assessment of new product introductions, analyze yield to design correlations for yield improvement and other KPI improvements.
Uses EDA software to analyze & design including extracting netlists, timing analysis, redundancy checks; consults and guide fabrication team on possibilities of margin improvements.
Lead / participate in devising solutions/methodology to fix/avoid future vulnerabilities in the design.
Write SVRF/tcl code for design risk assessment.
Develops methodology and automation scripts using bash-shell, python, tcl etc.
Communicates technical information to senior leadership outside of the department through presentations.
Completes other duties as assigned.
Skills and Qualifications
Bachelor’s, Master’s, or PhD degree in Electrical Engineering. Other engineering domain e.g. Physics, Chemistry, Electrical Engineering, Chemical Engineering, Materials Science are ok as long as candidate has experience with design verification process.
Experience with Cadence Virtuoso or other EDA experience in at least one of the following tools - Calibre, Yield Explorer, StarRC/xRC, ICC2 & TCAD.
Working knowledge of the design-to-mask workflow (schematic, simulation, layout, physical verification, GDSII, mask).
300mm 16nm/14nm/10nm nodes (or below) wafer manufacturing technology experience is preferred.
Strong scripting experience in one of the following - tcl, bash/shell or python.
The current base salary range for this role is between $106,000 - $145,000. Individual base pay rates will depend on factors including duties, work location, education, skills, qualifications and experience. Total compensation for this position will include a competitive benefits package and may include participation in company incentive compensation programs, which are based on factors to include organizational and individual performance.
Compensation
At Samsung Austin Semiconductor, base pay is just one part of our total compensation package. The base compensation for this role will depend on education, experience, skills, and location.
We offer a comprehensive benefits package, including:
LAYIQ is an independent job-discovery service. This listing does not imply a partnership with or endorsement by the employer. Review the original posting for current details and availability.
Employer posted: