layiq
/la·yiq/adjective
worthy; deserving; fitting; suitable.
A role, opportunity, or path that merits attention, time, and pursuit.
Loading LAYIQ…
Software Engineering Jobs in Beaverton, OR
- 117 current openings, updated from employer postings.
- Most openings: Apple (102), FormFactor (8) and Vanguard EMS, Inc. (6).
- Median listed pay: $165,800–$277,600 a year, from 77 postings that list annual pay.
Page 4 of 5, newest first.
- CPU Design Verification Engineer
Apple · Beaverton, Oregon
- Timing Design Engineer
Apple · Beaverton, Oregon
- CAD Engineer - Circuit Simulation Methodology
Apple · Austin, Texas; Beaverton, Oregon; Sunnyvale, California
- SoC Physical Design Engineer, STA/Timing
Apple · Beaverton, Oregon
- SoC Physical Design Engineer, STA/Timing
Apple · Beaverton, Oregon
- SoC Physical Design Engineer, STA/Timing
Apple · Beaverton, Oregon
- Virtuoso Custom CAD Engineer
Apple · Austin, Texas; Beaverton, Oregon; San Diego, California; Sunnyvale, California
- CAD Engineer – Design Verification Methodology
Apple · Texas; California; Beaverton, Oregon; Waltham, Massachusetts
- CAD Engineer - Custom EMIR Methodology
Apple · Austin, Texas; Beaverton, Oregon; San Diego, California; Sunnyvale, California
- CPU Design Timing Engineer
Apple · Beaverton, Oregon; Santa Clara, California
- CPU CDC/RDC/STA Engineer
Apple · Beaverton, Oregon; Santa Clara, California
- CPU Power Engineer
Apple · Beaverton, Oregon; Santa Clara, California
- CPU Power Management Microarchitect/RTL Engineer
Apple · Beaverton, Oregon; Santa Clara, California; Waltham, Massachusetts
- CPU Microarchitect/RTL Engineer - Fetch, Out of Order
Apple · Beaverton, Oregon; Santa Clara, California; Waltham, Massachusetts
- CPU Physical Electrical Analysis Engineer
Apple · Beaverton, Oregon; Santa Clara, California
- CAD Engineer - Custom EMIR Methodology
Apple · Austin, Texas; Beaverton, Oregon; San Diego, California; Sunnyvale, California
- CAD Engineer – Design Verification Methodology
Apple · Texas; California; Beaverton, Oregon; Waltham, Massachusetts
- CPU Microarchitect/RTL Engineer - Execution, Load/Store
Apple · Beaverton, Oregon; Santa Clara, California; Waltham, Massachusetts
- SoC Physical Design Engineer, PnR
Apple · Beaverton, Oregon; Seattle, Washington
- SoC Physical Design Engineer, PnR
Apple · Beaverton, Oregon
- SoC Physical Design Engineer, PnR
Apple · Beaverton, Oregon
- Physical Design Methodology CAD Engineer
Apple · Austin, Texas; Beaverton, Oregon; San Diego, California; San Jose, California; Santa Clara, California
- Formal Verification Engineer
Apple · Austin, Texas; Beaverton, Oregon; Cupertino, California; Santa Clara, California
- CPU Implementation Engineer
Apple · Beaverton, Oregon; Santa Clara, California
- CPU Physical Design Engineer
Apple · Beaverton, Oregon; Santa Clara, California