layiq

/la·yiq/adjective

worthy; deserving; fitting; suitable.

A role, opportunity, or path that merits attention, time, and pursuit.

LAYIQ - Senior Static Timing Analysis (STA) Engineer at Intel

Perform SOC level timing analysis and optimization, ensuring designs meet functional and performance requirements.
Generate and verify timing constraints while addressing timing violations at the chip or block level for SoCs.
Conduct timing rollups and develop optimized clock networks for functionality, performance, and power efficiency.
Define methodologies to produce high-quality timing models and enable efficient physical design execution.
Establish the appropriate process, voltage, and temperature (PVT) conditions for timing analysis, aligning with product plans, and binning strategies.
Work closely with the clocking team and full-chip designers to balance timing fixes, power delivery, clocking, and partitioning.
Collaborate with architecture, clocking design, DFT and logic design teams to develop flows for chip integration and validate clock network performance guidelines.
Contribute to the development of tools, flows, and methodologies that enhance SoC physical design and timing processes.
Behavioral Traits We Are Looking For Technical Leadership: Demonstrates strong engineering judgment and influences technical direction across complex projects.
Ownership and Accountability: Takes responsibility for challenging technical problems and drives them to closure.
Strategic Problem Solving: Applies analytical thinking and data-driven decision-making to solve highly complex design challenges.
Cross-Functional Collaboration: Builds trusted partnerships across architecture, design, validation, DFT, clocking, and physical design teams.
Communication Excellence: Communicates complex technical concepts effectively to technical and non-technical audiences.
Continuous Improvement Mindset: Identifies opportunities to improve methodologies, tools, and engineering efficiency.
Mentorship: Shares knowledge, coaches peers, and contributes to the development of engineering talent.
Adaptability: Thrives in fast-paced environments with evolving priorities and technical challenges.
Intel invests in our people and offers a complete and competitive package of benefits employees and their families through every stage of life.
See Intel Benefits for more details.

Senior Static Timing Analysis (STA) Engineer

Employer job description

Job Details:

Job Description:

Key Responsibilities but not limited to:

Qualifications:

Minimum Qualifications and Experience:

Why Join Intel

Job Type:

Shift:

Primary Location:

Additional Locations:

Posting Statement:

Benefits

About this listing

Listing check

Similar jobs

Similar jobs